INTRODUCTION
This paper presents an Application Specific Focal Plane Processor (ASFPP) with dedicated architecture, sensory front-end, computing resources and interface. The goal is to design a 1-D programmable device to convert the light fringes produced in optical encoders applications [1] - [4] into electrical signals that can be used to determine the movement of the object that the encoder is attached to. Fig. 1 shows the distribution of elements in an optical encoder [1] . The system contains four blocks: (1) An IR LED as light source, (2) a graduated glass (scale), with a pseudorandom pattern of bars, that is fixed to the axis where movement is to be determined, and the encoder's head (containing (3) a regular scanning grid and (4) the photodetectors) which is attached to the moving object. Light fringes ( Fig.1 (b) ), created by either Moiré or Lau effects [5] , [6] , are formed over the photoreceptors, which transform them into length measuring electrical signals. The intensity f (x,θ ) of the light fringes can be represented as [4] :
where x is the direction of movement of the light fringes, p is the period of the fringes, θ is the relative displacement between scale and scanning gratings, and the a n { } Fourier's coefficients depend on the optical and physical parameters of the system [4] .
Our ASFPP has been designed to acquire this distribution of light fringes and produce five outputs O 1,2,...,5 (θ) , which can be combined to determine the relative displacement θ of the light fringes. Each output results from: 
where [x L , x R ] is the length of the sensor array, and h k (x) the required function to be implemented by the processing element at position x [3] , [4] . Taking into account that photodiodes in the chip will produce a current which is approximately proportional to the intensity (integrated over photodiode's active area) of the light fringes and the spatial distribution of the sensory elements, (3) can be formulated as:
where Iphoto j (θ,t) is the current generated by diode at position j, and m k,j the mean value of the function h k (x) in the area of influence of the photodiode in this position. Finally, coefficients
{ } for the different output channels will be selected as described in [3] , [4] such thus:
where α k are programmable independent gains for each output channel. Plotting signal A vs. B (typical Lissajous arrangement) produces a point that moves over an ellipse as the head of the encoder moves over the scale. The position of this point (angle) in the ellipse determines the relative displacement that has occurred. The last output, θ 5 , is employed to monitor the average light intensity over the chip. This information is employed to control the biasing of the LED, which illuminates the system such that signals A and B maintain their amplitude within a range that allows the more accurate measurement of the position. Fig.2 shows the block diagram of the chip. Its main functionality is to provide five independent output currents corresponding to the following operation: [8] physically inserted at the top, center, and bottom areas of the main sensory array, which are introduced as a help mechanism during alignment processes. (h) The analog sensory-processing core, with 200 programmable elements, which will be described in more details in the next section.
II. ARCHITECTURE OF THE CHIP
III. ANALOG CORE The analog core of the chip consists of a 1-D array of 200 programmable Sensory-Processing Elements (SPE), whose block diagram is illustrated in Fig. 3 . Each SPE contains:
• Photodiode: Due to the properties of light fringes to be acquired, and the need to process the information in continuous time, (i.e. using reset-integration-readout is not allowed) the photodiode is a 2000x7.9µm Nwell-Psubs structure with charge collecting Finally, transistor MBN is a mirrored current source -whose reference is generated by a shared block -which can be added to the photodiode's current in cases of extreme low illumination to allow higher frequencies of operation (1 st pole of the system is at 5MHz).
• Analog buffer. This block, which can be bypassed as well, isolates the C-to-V conversion node from the input node of the 35 current sources existing in the current scaling block.
• Locally Programmable Current Scalers: 5 identical blocks of 3-bit programmable cascode current sources (laid out as 7 unitary current sources in common centroid configuration + 2 dummy structures at both ends) generate the contribution of this SPE to (3) . Current contributions to the same output from different SPEs are connected to the input node of a current sense amplifier to directly obtain the summation in (3).
• Local Masks Memory: This is a 15-bit Shift
• Register (SHR), which stores the 5 coefficients to be transmitted to the current scalers. The shift-register choice for this memory allows for a very simple programming of the m k , j { } coefficients since, during programming phases, SPEs are configured as a 3000 bits SHR, avoiding any addressing mechanism.
IV. DIGITAL SUB-SYSTEM The digital sub-system is a specific purpose microcontroller devoted to the configuration and control of the whole chip that allows for autonomous operation once programmed. This controller includes a standard I 2 C [7] serial interface and a Configuration Register File (CRF), which stores both control and debugging information. Besides, the controller contains access resources to the FIFO data memory, different timers and prescalers with sequencers, and a CRC calculation unit.
Due to the analog nature of the continuous time correlation processing circuitry, the microcontroller has been designed to feature low switching activity, and to maintain its performance while clocked with a low-precision frequency oscillator, provided that its period is between 20ns-140ns.
A. Instruction set
The instruction decoding and execution units of the microcontroller deal with a set of 5 CISC instructions categorized as follows: (2) Instructions Figure 3 : Diagram of the SPE that access the CRF for writing or reading purposes, (2) Instructions that access the FIFO, allowing partial or total write/readout (1) Single command instruction (no arguments), which triggers a single Reset-Exposure-Read sequence, of the three rows of active pixel sensors.
B. Configuration Register File
The CRF is a set of 26 single-write double-read ports 8-bit registers. The information stored in the CRF can be categorized into five groups of logic elements: (1) last command executed by the microcontroller (1 byte), (2) the arguments that define the behavior of the FIFO accessing instructions (3 bytes), (3) data that controls APS Reset-Exposure-Read timing sequence (16 bytes), (4) the configuration of the blocks in the analog core (1 byte bit-masked), (5) the gains of the output current amplifiers (5-bytes). After power up or reset, the CRF is configured with its default values ensuring a correct and safe operation of the chip.
C. APS sequencer
A dedicated sequencer generates the timing and control signals that define each step of the resetexposure-read operation of the APS [8] rows. The gives the users the possibility to define the following aspects of the APS operation: (1) Reset time (2) exposure time (3) pixel readout time, and (4) position of the last pixel to be read (from 0 to 100).
V. PHYSICAL DESIGN ASPECTS Fig. 4 shows the layout of the chip (3.4x4.9 mm 2 ) fabricated in a 0.35µm 4 Metal -2 Poly technology. Main diodes are the long horizontal structures in the middle of the plot (in this disposition, fringes will be horizontal), being easily visible the central row of APS pixels and the digital subsystem at the bottom side of the chip. Main diodes' pitch is 10.9µm. This has forced us to design the layout of the SPE to have twice the pitch (21.8µm) of the photodiodes and to place the processing components of the SPEs both at the left (for odd SPEs) and the right (for even) side of the main diodes' array. The processing part of the SPE is hence 21.8x810µm 
